

RoHS Compliant Product  
A suffix of "-C" specifies halogen & lead-free

## DESCRIPTION


The SSPRDJ3522-C is the highest performance trench Dual N-Ch MOSFETs with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The SSPRDJ3522-C meet the RoHS and Green Product requirement with full function reliability approved.

## FEATURES

- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

## MARKING



## PACKAGE INFORMATION

Package	MPQ	Leader Size
DFN3x3-8DJ	5K	13 inch


## ORDER INFORMATION

Part Number	Type
SSPRDJ3522-C	Lead (Pb)-free and Halogen-free


## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup> @ $V_{GS}=10V$	$I_D$	$T_C=25^\circ C$	35
		$T_C=100^\circ C$	22
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	80	A
Total Power Dissipation	$P_D$	16.6	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150	$^\circ C$
<b>Thermal Data</b>			
Thermal Resistance Junction-Ambient <sup>1</sup> Max	$R_{\theta JA}$	75	$^\circ C/W$
Thermal Resistance Junction-Case <sup>1</sup> Max	$R_{\theta JC}$	7.5	

## DFN3x3-8DJ



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.9	3.1	H	0.55	0.75
B	3.15	3.45	J	0.3	0.5
C	2.9	3.1	K	0.315	0.515
D	0.15 BSC		L	0.2	0.4
E	0.935	1.135	M	0.152 REF.	
F	1.535	1.935	N	0.65	0.85
G	0.28	0.48			




**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	30	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	1	-	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transconductance	$g_{fs}$	-	38	-	S	$V_{DS}=5\text{V}, I_D=30\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	1	$\mu\text{A}$	$V_{DS}=24\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Static Drain-Source On-Resistance <sup>3</sup>	$R_{DS(ON)}$	-	-	11	m $\Omega$	$V_{GS}=10\text{V}, I_D=18\text{A}$	
		-	-	13.5		$V_{GS}=4.5\text{V}, I_D=15\text{A}$	
Total Gate Charge	$Q_g$	-	12.6	-	nC	$I_D=15\text{A}$ $V_{DS}=15\text{V}$ $V_{GS}=4.5\text{V}$	
Gate-Source Charge	$Q_{gs}$	-	4.2	-			
Gate-Drain Change	$Q_{gd}$	-	5.1	-			
Turn-on Delay Time	$T_{d(on)}$	-	4.6	-	nS	$V_{DD}=15\text{V}$ $I_D=15\text{A}$ $V_{GS}=10\text{V}$ $R_G=3.3\Omega$	
Rise Time	$T_r$	-	12.2	-			
Turn-off Delay Time	$T_{d(off)}$	-	26.6	-			
Fall Time	$T_f$	-	8	-			
Input Capacitance	$C_{iss}$	-	1317	-	pF	$V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1\text{MHz}$	
Output Capacitance	$C_{oss}$	-	163	-			
Reverse Transfer Capacitance	$C_{rss}$	-	131	-			
<b>Source-Drain Diode</b>							
Continuous Source Current <sup>1</sup>	$I_S$	-	-	35	A		
Pulsed Source Current <sup>2</sup>	$I_{SM}$	-	-	80			
Diode Forward Voltage <sup>3</sup>	$V_{SD}$	-	-	1.2	V	$V_{GS}=0, I_S=1\text{A}, T_J=25^\circ\text{C}$	
Reverse Recovery Time	$t_{rr}$	-	9.2	-	nS	$I_F=30\text{A}, dI/dt=100\text{A}/\mu\text{s}, T_J=25^\circ\text{C}$	
Reverse Recovery Charge	$Q_{rr}$	-	2	-	nC		


Notes:

1. Surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. Pulse width limited by maximum junction temperature, pulse width $\leq 300\mu\text{s}$ , duty cycle $\leq 2\%$ .
3. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$ , duty cycle $\leq 2\%$ .


**TYPICAL CHARACTERISTIC**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. G-S Voltage**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(ON)}$  vs.  $T_J$**


**TYPICAL CHARACTERISTIC**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Switching Waveform**