Elektronische Bauelemente

SPRD8503-C

N-Ch: 36A, 30V, $R_{DS(ON)}$ 12mΩ
P-Ch: -33A, -30V, $R_{DS(ON)}$ 16mΩ
N & P-Ch Enhancement Mode Power MOSFET

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

The SPRD8503-C is the highest performance trench N-Ch and P-Ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SPRD8503-C meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES

- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
DFN5x6-8D	3K	13 inch

ORDER INFORMATION

Part Number	Type
SPRD8503-C	Lead (Pb)-free and Halogen-free

DFN5x6-8D



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.7	5.8	H	1.27 BSC.	
B	5.9	6.1	I	3.61	3.96
C	4.8	5	J	0.51	0.71
D	3.61	3.96	K	0.41	0.61
E	0.06	0.20	L	0.33	0.51
F	3.38	3.78	M	0.2	0.3
G	1.1	-	N	0.9	1.1



ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Ratings		Unit
			N-Ch	P-Ch	
Drain-Source Voltage		V_{DS}	30	-30	V
Gate-Source Voltage		V_{GS}	±20	±25	V
Continuous Drain Current, @V_{GS}=10V [1]	T_C=25°C	I_D	36	-33	A
	T_C=100°C		23	-21	
	T_A=25°C		11	-10	
Pulsed Drain Current [3]		I_{DM}	64	-60	A
Total Power Dissipation	T_C=25°C	P_D	35.7		W
	T_A=25°C		t≦10s, 3.57		
Operating Junction & Storage Temperature Range		T_J, T_{STG}	-55~150		°C
Thermal Data					
Thermal Resistance Junction-Ambient [1]		$R_{\theta JA}$	t≦10s, 35		°C/W
			Steady State, 62.5		
Thermal Resistance Junction-Ambient [2]			110		
Thermal Resistance Junction-Case [1]		$R_{\theta JC}$	3.5		

N-CHANNEL ELECTRICAL CHARACTERISTICS (T_J=25°C unless otherwise specified)

Parameter		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage		BV_{DSS}	30	-	-	V	V_{GS}=0, I_D=250μA
Gate Threshold Voltage		$V_{GS(th)}$	1	-	2.5	V	V_{DS}=V_{GS}, I_D=250μA
Forward Transfer Conductance		g_{fs}	-	34	-	S	V_{DS}=5V, I_D=30A
Gate-Source Leakage Current		I_{GSS}	-	-	±100	nA	V_{GS}= ±20V
Drain-Source Leakage Current	T_J=25°C	I_{DSS}	-	-	1	μA	V_{DS}=24V, V_{GS}=0
	T_J=55°C		-	-	5		
Static Drain-Source On-Resistance [4]		$R_{DS(ON)}$	-	9	12	mΩ	V_{GS}=10V, I_D=12A
			-	14	18		V_{GS}=4.5V, I_D=10A
Total Gate Charge		Q_g	-	9.8	-	nC	I_D=12A V_{DS}=15V V_{GS}=4.5V
Gate-Source Charge		Q_{gs}	-	4.2	-		
Gate-Drain Change		Q_{gd}	-	3.6	-		
Turn-on Delay Time		$T_{d(on)}$	-	4	-	nS	V_{DD}=15V V_{GS}=10V I_D=12A R_G=3.3Ω
Rise Time		T_r	-	8	-		
Turn-off Delay Time		$T_{d(off)}$	-	31	-		
Fall Time		T_f	-	4	-		
Input Capacitance		C_{iss}	-	940	-	pF	V_{GS}=0 V_{DS}=15V f=1MHz
Output Capacitance		C_{oss}	-	131	-		
Reverse Transfer Capacitance		C_{rss}	-	109	-		
Source-Drain Diode							
Forward on Voltage [4]		V_{SD}	-	-	1.2	V	I_S=1A, V_{GS}=0, T_J=25°C
Continuous Source Current [1]		I_S	-	-	36	A	
Pulsed Source Current [3]		I_{SM}	-	-	64		
Reverse Recovery Time		T_{rr}	-	8.5	-	nS	I_F=30A, dI/dt=100A/μs, T_J=25°C
Reverse Recovery Charge		Q_{rr}	-	2.2	-	nC	

Notes:
1. Surface mounted on a 1 inch^2 FR-4 board with 2oz copper.
2. When mounted on Min. copper pad.
3. Pulse width limited by maximum junction temperature, pulse width≦300μs, duty cycle≦2%.
4. The data tested by pulsed, pulse width≦300μs, duty cycle≦2%.

P-CHANNEL ELECTRICAL CHARACTERISTICS (T_J=25°C unless otherwise specified)

Parameter		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage		BV_{DSS}	-30	-	-	V	V_{GS}=0, I_D= -250μA
Gate Threshold Voltage		$V_{GS(th)}$	-1	-	-2.5	V	V_{DS}=V_{GS}, I_D= -250μA
Forward Transfer Conductance		g_{fs}	-	30	-	S	V_{DS}= -5V, I_D= -30A
Gate-Source Leakage Current		I_{GSS}	-	-	±100	nA	V_{GS}= ±20V
Drain-Source Leakage Current	T_J=25°C	I_{DSS}	-	-	-1	μA	V_{DS}= -24V, V_{GS}=0
	T_J=55°C		-	-	-5		
Static Drain-Source On-Resistance [4]		$R_{DS(ON)}$	-	10	16	mΩ	V_{GS}= -10V, I_D= -12A
			-	15	24		V_{GS}= -4.5V, I_D= -10A
Total Gate Charge		Q_g	-	22	-	nC	I_D= -12A V_{DS}= -15V V_{GS}= -4.5V
Gate-Source Charge		Q_{gs}	-	8.7	-		
Gate-Drain Change		Q_{gd}	-	7.2	-		
Turn-on Delay Time		$T_{d(on)}$	-	8	-	nS	V_{DD}= -15V V_{GS}= -10V I_D= -12A R_G=3.3Ω
Rise Time		T_r	-	73.7	-		
Turn-off Delay Time		$T_{d(off)}$	-	61.8	-		
Fall Time		T_f	-	24.4	-		
Input Capacitance		C_{iss}	-	2215	-	pF	V_{GS}=0 V_{DS}= -15V f=1MHz
Output Capacitance		C_{oss}	-	310	-		
Reverse Transfer Capacitance		C_{rss}	-	237	-		
Source-Drain Diode							
Forward on Voltage [4]		V_{SD}	-	-	-1.2	V	I_S= -1A, V_{GS}=0, T_J=25°C
Continuous Source Current [1]		I_S	-	-	-33	A	
Pulsed Source Current [3]		I_{SM}	-	-	-60		
Reverse Recovery Time		T_{rr}	-	19	-	nS	I_F= -15A, dI/dt=100A/μs, T_J=25°C
Reverse Recovery Charge		Q_{rr}	-	9	-	nC	

Notes:
1. Surface mounted on a 1 inch^2 FR-4 board with 2oz copper.
2. When mounted on Min. copper pad.
3. Pulse width limited by maximum junction temperature, pulse width≦300μs, duty cycle≦2%.
4. The data tested by pulsed, pulse width≦300μs, duty cycle≦2%.

N-CHANNEL CHARACTERISTIC CURVE



Fig.1 Typical Output Characteristics



Fig.2 On-Resistance vs. G-S Voltage



Fig.3 Forward Characteristics of Reverse



Fig.4 Gate-Charge Characteristics



Fig.5 Normalized $V_{GS(th)}$ vs. T_J



Fig.6 Normalized R_{DSON} vs. T_J

N-CHANNEL CHARACTERISTIC CURVE



Fig.7 Capacitance



Fig.8 Safe Operating Area



Fig.9 Normalized Maximum Transient Thermal Impedance



Fig.10 Switching Time Waveform



Fig.11 Unclamped Inductive Switching Waveform

P-CHANNEL CHARACTERISTIC CURVE



Fig.1 Typical Output Characteristics



Fig.2 On-Resistance vs. G-S Voltage



Fig.3 Forward Characteristics of Reverse



Fig.4 Gate-charge Characteristics



Fig.5 Normalized $V_{GS(th)}$ vs. T_J



Fig.6 Normalized R_{DSON} vs. T_J

P-CHANNEL CHARACTERISTIC CURVE



Fig.7 Capacitance



Fig.8 Safe Operating Area



Fig.9 Normalized Maximum Transient Thermal Impedance



Fig.10 Switching Time Waveform



Fig.11 Unclamped Inductive Switching Waveform