

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION


SSG10N06-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provides excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

SSG10N06-C meets the RoHS and Green Product requirement with full function reliability approved.

FEATURES

- Advanced high cell density Trench technology
- Excellent Cdv/dt effect decline
- Green device available
- Super low gate charge

MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
SOP-8	2.5K	13 inch


ORDER INFORMATION

Part Number	Type
SSG10N06-C	Lead (Pb)-free and Halogen-free


ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current@ $V_{GS}=10V$ ¹	I_D	$T_A=25^\circ C$	10
		$T_A=70^\circ C$	8.5
Pulsed Drain Current ²	I_{DM}	40	A
Power Dissipation ³	P_D	1.5	W
Maximum Thermal Resistance from Junction to Ambient ¹	$R_{\theta JA}$	80	$^\circ C/W$
Maximum Thermal Resistance from Junction to Case ¹	$R_{\theta JC}$	24	$^\circ C/W$
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ C$

SOP-8



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.79	6.20	H	0.33	0.51
B	4.70	5.11	J	0.375	REF.
C	3.80	4.00	K	45°	REF.
D	0°	8°	L	1.3	1.752
E	0.40	1.27	M	0	0.25
F	0.10	0.25	N	0.25	REF.
G	1.27	TYP.			



ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition	
Drain-Source Breakdown Voltage	BV_{DSS}	60	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate-Threshold Voltage	$V_{GS(th)}$	1.2	-	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transconductance	g_{fs}	-	48	-	S	$V_{DS}=5\text{V}, I_D=10\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	1	μA	$V_{DS}=48\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	-	12	m Ω	$V_{GS}=10\text{V}, I_D=10\text{A}$	
		-	-	15		$V_{GS}=4.5\text{V}, I_D=6\text{A}$	
Total Gate Charge	Q_g	-	28.7	-	nC	$V_{DS}=48\text{V}$ $V_{GS}=4.5\text{V}$ $I_D=10\text{A}$	
Gate-Source Charge	Q_{gs}	-	10.5	-			
Gate-Drain ("Miller") Charge	Q_{gd}	-	9.9	-			
Turn-on Delay Time	$T_{d(on)}$	-	10.4	-	nS	$V_{DD}=30\text{V}$ $V_{GS}=10\text{V}$ $R_G=3.3\Omega$ $I_D=10\text{A}$	
Rise Time	T_r	-	9.2	-			
Turn-off Delay Time	$T_{d(off)}$	-	63	-			
Fall Time	T_f	-	4.8	-			
Input Capacitance	C_{iss}	-	3240	-	pF	$V_{DS}=15\text{V}$ $V_{GS}=0$ $f=1\text{MHz}$	
Output Capacitance	C_{oss}	-	210	-			
Reverse Transfer Capacitance	C_{rss}	-	146	-			
Source-Drain Diode Characteristics							
Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$I_S=1\text{A}, V_{GS}=0$	
Continuous Source Current ^{1 4}	I_S	-	-	10	A	$V_G=V_D=0\text{V}, \text{Force Current}$	
Pulsed Source Current ^{2 4}	I_{SM}	-	-	40	A		
Reverse Recovery Time	t_{rr}	-	18	-	nS	$I_F=10\text{A}, dI/dt=100\text{A}/\mu\text{s}, T_J=25^\circ\text{C}$	
Reverse Recovery Charge	Q_{rr}	-	15.6	-	nC		

Notes:

- The data is tested with the surface of the device mounted on a 1 inch² FR4 board with 2OZ copper.
- The data is tested by pulse: pulse with $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The power dissipation is limited by 150 $^\circ\text{C}$ junction temperature.
- The data is theoretically the same as I_D and I_{DM} ; in real applications, it should be limited by the total power dissipation.

CHARACTERISTIC CURVE




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

CHARACTERISTIC CURVE




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform