

RoHS Compliant Product  
 A suffix of "-C" specifies halogen & lead-free

## DESCRIPTION


The SSG2601-C provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOP-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

## FEATURES

- Simple Drive Requirement
- Lower On-resistance
- Fast Switching Performance

## MARKING




## PACKAGE INFORMATION


Package	MPQ	Leader Size
SOP-8	2.5K	13 inch

## ORDER INFORMATION

Part Number	Type
SSG2601-C	Lead (Pb)-free and Halogen-free




## SOP-8



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.79	6.20	H	0.33	0.51
B	4.70	5.11	J	0.375 REF.	
C	3.80	4.00	K	45° REF.	
D	0°	8°	L	1.3	1.752
E	0.40	1.27	M	0	0.25
F	0.10	0.25	N	0.25 REF.	
G	1.27 TYP.				

## Mounting Pad Layout



\*Dimensions in millimeters

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings		Unit	
		N-Ch	P-Ch		
Drain-Source Voltage	$V_{DS}$	20	-20	V	
Gate-Source Voltage	$V_{GS}$	$\pm 12$	$\pm 12$	V	
Continuous Drain Current <sup>1</sup> @ $V_{GS}=4.5V$	$I_D$	$T_A=25^\circ C$	6.3	-5.3	A
		$T_A=70^\circ C$	4.9	-4	
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	25	-23	A	
Total Power Dissipation <sup>3</sup>	$P_D$	1.5		W	
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150		$^\circ C$	
Thermal Data					
Thermal Resistance Junction-Ambient <sup>1</sup> (Max.)	$R_{\theta JA}$	85		$^\circ C/W$	
Thermal Resistance Junction-Case <sup>1</sup> (Max.)	$R_{\theta JC}$	40			

**N-CH ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	20	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	0.5	-	1	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transconductance	$g_{fs}$	-	25	-	S	$V_{DS}=5\text{V}, I_D=6\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 12\text{V}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	1	uA	$V_{DS}=16\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Static Drain-Source On-Resistance <sup>2</sup>	$R_{DS(ON)}$	-	-	25	m $\Omega$	$V_{GS}=4.5\text{V}, I_D=5.3\text{A}$	
		-	-	34		$V_{GS}=2.5\text{V}, I_D=5\text{A}$	
Total Gate Charge <sup>2</sup>	$Q_g$	-	9.5	-	nC	$I_D=6\text{A}$ $V_{DS}=15\text{V}$ $V_{GS}=4.5\text{V}$	
Gate-Source Charge	$Q_{gs}$	-	1.33	-			
Gate-Drain ("Miller") Change	$Q_{gd}$	-	2.5	-			
Turn-on Delay Time <sup>2</sup>	$T_{d(on)}$	-	4.6	-	nS	$V_{DS}=10\text{V}$ $V_{GS}=4.5\text{V}$ $I_D=6\text{A}$ $R_G=3.3\Omega$	
Rise Time	$T_r$	-	32	-			
Turn-off Delay Time	$T_{d(off)}$	-	25.6	-			
Fall Time	$T_f$	-	8.4	-			
Input Capacitance	$C_{iss}$	-	635	-	pF	$V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1\text{MHz}$	
Output Capacitance	$C_{oss}$	-	70	-			
Reverse Transfer Capacitance	$C_{rss}$	-	63	-			
<b>Source-Drain Diode</b>							
Forward on Voltage <sup>2</sup>	$V_{SD}$	-	-	1.2	V	$I_S=1.2\text{A}, V_{GS}=0, T_J=25^\circ\text{C}$	
Continuous Source Current <sup>1 4</sup>	$I_S$	-	-	6.3	A	$V_D=V_G=0, \text{Force Current}$	
Pulsed Source Curren <sup>2 4</sup>	$I_{SM}$	-	-	25	A		

Notes:

1. Surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2oz copper. 135°C/W when mounted on Min. copper pad.
2. The data tested by pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
3. The power dissipation is limited by 150°C junction temperature.
4. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.


**P-CH ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	-20	-	-	V	$V_{GS}=0, I_D = -250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	-0.5	-	-1	V	$V_{DS}=V_{GS}, I_D = -250\mu\text{A}$	
Forward Transconductance	$g_{fs}$	-	12	-	S	$V_{DS} = -5\text{V}, I_D = -4\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS} = \pm 12\text{V}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	-1	uA	$V_{DS} = -16\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	-5		
Static Drain-Source On-Resistance <sup>2</sup>	$R_{DS(ON)}$	-	-	75	m $\Omega$	$V_{GS} = -4.5\text{V}, I_D = -4.2\text{A}$	
		-	-	105		$V_{GS} = -2.5\text{V}, I_D = -3.8\text{A}$	
Total Gate Charge	$Q_g$	-	10	-	nC	$I_D = -4\text{A}$ $V_{DS} = -15\text{V}$ $V_{GS} = -4.5\text{V}$	
Gate-Source Charge	$Q_{gs}$	-	1.93	-			
Gate-Drain ("Miller") Charge	$Q_{gd}$	-	3.18	-			
Turn-on Delay Time <sup>2</sup>	$T_{d(on)}$	-	5.6	-	nS	$V_{DS} = -10\text{V}$ $V_{GS} = -4.5\text{V}$ $I_D = -4\text{A}$ $R_G = 3.3\Omega$	
Rise Time	$T_r$	-	47.4	-			
Turn-off Delay Time	$T_{d(off)}$	-	31.6	-			
Fall Time	$T_f$	-	17.2	-			
Input Capacitance	$C_{iss}$	-	857	-	pF	$V_{GS}=0$ $V_{DS} = -15\text{V}$ $f=1\text{MHz}$	
Output Capacitance	$C_{oss}$	-	114	-			
Reverse Transfer Capacitance	$C_{rss}$	-	108	-			
<b>Source-Drain Diode</b>							
Forward On Voltage <sup>2</sup>	$V_{SD}$	-	-	-1.2	V	$I_S = -1.2\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	
Continuous Source Current <sup>1 4</sup>	$I_S$	-	-	-5.3	A	$V_D=V_G=0, \text{Force Current}$	
Pulsed Source Current <sup>2 4</sup>	$I_{SM}$	-	-	-23	A		


Notes:

- Surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2oz copper. 135°C/ W when mounted on Min. copper pad.
- The date tested by pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- The power dissipation is limited by 150°C junction temperature.
- The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.


**CHARACTERISTIC CURVE (N-Ch)**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. Gate-Source**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**



**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**



**Fig.6 Normalized  $R_{DS(ON)}$  vs.  $T_J$**

**CHARACTERISTIC CURVE (N-Ch)**




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform






Fig.11 Gate Charge Waveform


**CHARACTERISTIC CURVE (P-Ch)**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. Gate-Source**




**Fig.3 Forward Characteristics of reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**


**CHARACTERISTIC CURVE (P-Ch)**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Gate Charge Waveform**