

RoHS Compliant Product
A suffix of "C" specifies halogen & lead-free

DESCRIPTION


The SSG2601-C provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOP-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

FEATURES


- Simple Drive Requirement
- Lower On-resistance
- Fast Switching Performance

MARKING




PACKAGE INFORMATION


Package	MPQ	Leader Size
SOP-8	2.5K	13 inch



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.79	6.20	H	0.33	0.51
B	4.70	5.11	J	0.375	REF.
C	3.80	4.00	K	45°	REF.
D	0°	8°	L	1.3	1.752
E	0.40	1.27	M	0	0.25
F	0.10	0.25	N	0.25	REF.
G	1.27 TYP.				



Mounting Pad Layout



*Dimensions in millimeters

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings		Unit
		N-Ch	P-Ch	
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Continuous Drain Current ¹ @ $V_{GS}=4.5V$	I_D	6.3	-5.3	A
		4.9	-4	
Pulsed Drain Current ²	I_{DM}	25	-23	A
Total Power Dissipation ³	P_D	1.5		W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150		°C
Thermal Data				
Thermal Resistance Junction-Ambient ¹ (Max.)	$R_{\theta JA}$	85		°C/W
Thermal Resistance Junction-Case ¹ (Max.)	$R_{\theta JC}$	40		

N-CH ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	20	-	-	V	$\text{V}_{\text{GS}}=0$, $\text{I}_D=250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	0.5	-	1	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$, $\text{I}_D=250\mu\text{A}$
Forward Transconductance	g_{fs}	-	25	-	S	$\text{V}_{\text{DS}}=5\text{V}$, $\text{I}_D=6\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 12\text{V}$
Drain-Source Leakage Current	$\text{T}_J=25^\circ\text{C}$ $\text{T}_J=55^\circ\text{C}$	I_{DSS}	-	-	1	$\text{V}_{\text{DS}}=16\text{V}$, $\text{V}_{\text{GS}}=0$
			-	-	5	
Static Drain-Source On-Resistance ²	$\text{R}_{\text{DS}(\text{ON})}$	-	-	25	mΩ	$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=5.3\text{A}$
			-	34		$\text{V}_{\text{GS}}=2.5\text{V}$, $\text{I}_D=5\text{A}$
Total Gate Charge ²	Q_g	-	9.5	-	nC	$\text{I}_D=6\text{A}$ $\text{V}_{\text{DS}}=15\text{V}$ $\text{V}_{\text{GS}}=4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	1.33	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	2.5	-		
Turn-on Delay Time ²	$\text{T}_{\text{d}(\text{on})}$	-	4.6	-	nS	$\text{V}_{\text{DS}}=10\text{V}$ $\text{V}_{\text{GS}}=4.5\text{V}$ $\text{I}_D=6\text{A}$ $\text{R}_G=3.3\Omega$
Rise Time	T_r	-	32	-		
Turn-off Delay Time	$\text{T}_{\text{d}(\text{off})}$	-	25.6	-		
Fall Time	T_f	-	8.4	-		
Input Capacitance	C_{iss}	-	635	-	pF	$\text{V}_{\text{GS}}=0$ $\text{V}_{\text{DS}}=15\text{V}$ $f=1\text{MHz}$
Output Capacitance	C_{oss}	-	70	-		
Reverse Transfer Capacitance	C_{rss}	-	63	-		
Source-Drain Diode						
Forward on Voltage ²	V_{SD}	-	-	1.2	V	$\text{I}_s=1.2\text{A}$, $\text{V}_{\text{GS}}=0$, $\text{T}_J=25^\circ\text{C}$
Continuous Source Current ¹⁴	I_s	-	-	6.3	A	$\text{V}_D=\text{V}_G=0$, Force Current
Pulsed Source Current ²⁴	I_{SM}	-	-	25	A	

Notes:

1. Surface mounted on a 1 inch² FR-4 board with 2oz copper. 135°C/W when mounted on Min. copper pad.
2. The date tested by pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. The power dissipation is limited by 150°C junction temperature.
4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

P-CH ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	-20	-	-	V	$\text{V}_{GS}=0$, $\text{I}_D = -250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{GS(\text{th})}$	-0.5	-	-1	V	$\text{V}_{DS}=\text{V}_{GS}$, $\text{I}_D = -250\mu\text{A}$
Forward Transconductance	g_{fs}	-	12	-	S	$\text{V}_{DS} = -5\text{V}$, $\text{I}_D = -4\text{A}$
Gate-Source Leakage Current	I_{GS}	-	-	± 100	nA	$\text{V}_{GS} = \pm 12\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	-1	uA	$\text{V}_{DS} = -16\text{V}$, $\text{V}_{GS} = 0$
$T_J=55^\circ\text{C}$		-	-	-5		
Static Drain-Source On-Resistance ²	$\text{R}_{DS(\text{ON})}$	-	-	75	mΩ	$\text{V}_{GS} = -4.5\text{V}$, $\text{I}_D = -4.2\text{A}$
		-	-	105		$\text{V}_{GS} = -2.5\text{V}$, $\text{I}_D = -3.8\text{A}$
Total Gate Charge	Q_g	-	10	-	nC	$\text{I}_D = -4\text{A}$ $\text{V}_{DS} = -15\text{V}$ $\text{V}_{GS} = -4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	1.93	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	3.18	-		
Turn-on Delay Time ²	$\text{T}_{d(\text{on})}$	-	5.6	-	nS	$\text{V}_{DS} = -10\text{V}$ $\text{V}_{GS} = -4.5\text{V}$ $\text{I}_D = -4\text{A}$ $\text{R}_G = 3.3\Omega$
Rise Time	T_r	-	47.4	-		
Turn-off Delay Time	$\text{T}_{d(\text{off})}$	-	31.6	-		
Fall Time	T_f	-	17.2	-		
Input Capacitance	C_{iss}	-	857	-	pF	$\text{V}_{GS} = 0$ $\text{V}_{DS} = -15\text{V}$ $f = 1\text{MHz}$
Output Capacitance	C_{oss}	-	114	-		
Reverse Transfer Capacitance	Crss	-	108	-		
Source-Drain Diode						
Forward On Voltage ²	V_{SD}	-	-	-1.2	V	$\text{I}_s = -1.2\text{A}$, $\text{V}_{GS} = 0\text{V}$, $T_J = 25^\circ\text{C}$
Continuous Source Current ¹⁴	I_s	-	-	-5.3	A	$\text{V}_D = \text{V}_G = 0$, Force Current
Pulsed Source Current ²⁴	I_{SM}	-	-	-23	A	

Notes:

1. Surface mounted on a 1 inch² FR-4 board with 2oz copper. 135°C/W when mounted on Min. copper pad.
2. The date tested by pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. The power dissipation is limited by 150°C junction temperature.
4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVE (N-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized V_{GS(th)} vs. T_J




Fig.6 Normalized R_{DSON} vs. T_J

CHARACTERISTIC CURVE (N-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

CHARACTERISTIC CURVE (P-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVE (P-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform