

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

The SSM9573-C provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The SOT-223 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

FEATURES

- Lower Gate Charge
- Simple Drive Requirement
- Fast Switching Characteristic

MARKING




PACKAGE INFORMATION

| Package | MPQ | Leader Size |
|---------|------|-------------|
| SOT-223 | 2.5K | 13 inch |


ORDER INFORMATION

| Part Number | Type |
|-------------|---------------------------------|
| SSM9573-C | Lead (Pb)-free and Halogen-free |

SOT-223



| REF. | Millimeter | | REF. | Millimeter | |
|------|------------|------|------|------------|------|
| | Min. | Max. | | Min. | Max. |
| A | 5.90 | 6.70 | G | - | 0.18 |
| B | 6.70 | 7.30 | H | 2.00 REF. | |
| C | 3.30 | 3.80 | J | 0.20 | 0.40 |
| D | 1.42 | 1.90 | K | 1.10 REF. | |
| E | 4.45 | 4.75 | L | 2.30 REF. | |
| F | 0.60 | 0.85 | M | 2.80 | 3.20 |



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

| Parameter | Symbol | Ratings | Unit |
|---|-----------------|------------------------|--------------------|
| Drain-Source Voltage | V_{DS} | -60 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Continuous Drain Current ¹ @ $V_{GS}=10V$ | I_D | $T_A=25^\circ\text{C}$ | -2.7 |
| | | $T_A=70^\circ\text{C}$ | -2 |
| Pulsed Drain Current ² | I_{DM} | -12 | A |
| Power Dissipation ³ | P_D | $T_A=25^\circ\text{C}$ | 1.5 |
| | | $T_C=25^\circ\text{C}$ | 2.6 |
| Operating Junction & Storage Temperature | T_J, T_{STG} | -55~150 | $^\circ\text{C}$ |
| Thermal Resistance Ratings | | | |
| Thermal Resistance Junction-Ambient ¹ (Max). | $R_{\theta JA}$ | 85 | $^\circ\text{C/W}$ |
| Thermal Resistance Junction-Case ¹ (Max). | $R_{\theta JC}$ | 48 | $^\circ\text{C/W}$ |

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise specified)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | |
|--|--------------|------------------------|------|-----------|------|---|---|
| Drain-Source Breakdown Voltage | BV_{DSS} | -60 | - | - | V | $V_{GS}=0, I_D = -250\mu\text{A}$ | |
| Gate-Threshold Voltage | $V_{GS(th)}$ | -1 | - | -3 | V | $V_{DS}=V_{GS}, I_D = -250\mu\text{A}$ | |
| Gate-Source Leakage Current | I_{GSS} | - | - | ± 100 | nA | $V_{GS} = \pm 20\text{V}$ | |
| Drain-Source Leakage Current | I_{DSS} | $T_J=25^\circ\text{C}$ | - | - | -1 | μA | $V_{DS} = -48\text{V}, V_{GS}=0$ |
| | | $T_J=55^\circ\text{C}$ | - | - | -5 | | $V_{DS} = -48\text{V}, V_{GS}=0$ |
| Static Drain-Source On-Resistance ² | $R_{DS(ON)}$ | | - | - | 175 | m Ω | $V_{GS} = -10\text{V}, I_D = -2.5\text{A}$ |
| | | | - | - | 230 | | $V_{GS} = -4.5\text{V}, I_D = -1.5\text{A}$ |
| Total Gate Charge | Q_g | - | 8.3 | - | nC | $I_D = -2.5\text{A}$ $V_{DS} = -48\text{V}$ $V_{GS} = -4.5\text{V}$ | |
| Gate-Source Charge | Q_{gs} | - | 1.8 | - | | | |
| Gate-Drain ("Miller") Change | Q_{gd} | - | 1.6 | - | | | |
| Turn-on Delay Time ² | $T_{d(on)}$ | - | 4.1 | - | nS | $V_{DS} = -15\text{V}$ $V_{GS} = -10\text{V}$ $R_G = 3.3\Omega$ $I_D = -1\text{A}$ | |
| Rise Time | T_r | - | 21 | - | | | |
| Turn-off Delay Time | $T_{d(off)}$ | - | 20.3 | - | | | |
| Fall Time | T_f | - | 21 | - | | | |
| Input Capacitance | C_{iss} | - | 428 | - | pF | $V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1.0\text{MHz}$ | |
| Output Capacitance | C_{oss} | - | 38 | - | | | |
| Reverse Transfer Capacitance | C_{rss} | - | 26 | - | | | |
| Source-Drain Diode | | | | | | | |
| Diode Forward Voltage ² | V_{SD} | - | - | -1.2 | V | $I_S = -1\text{A}, V_{GS}=0$ | |
| Continuous Source Current ^{1,4} | I_S | - | - | -2.7 | A | $V_{DS}=V_{GS}=0, \text{Force Current}$ | |
| Pulsed Source Current ^{2,4} | I_{SM} | - | - | -12 | | | |

Notes:

1. Surface mounted on a 1 inch² FR4 board with 2OZ copper.
2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. The power dissipation is limited by 150 $^\circ\text{C}$ junction temperature.
4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source Voltage




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching time waveform




Fig.11 Gate Charge waveform