

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

The SST3585S-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The SST3585S-C meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES


- Low Gate Charge
- Low On-resistance

MARKING



PACKAGE INFORMATION



Package	MPQ	Leader Size
SOT-26	3K	7 inch



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.70	3.10	G	0	0.10
B	2.60	3.00	H	0.60	REF.
C	1.40	1.80	J	0.12	REF.
D	-	1.30	K	0°	10°
E	1.90	REF.	L	0.95	REF.
F	0.25	0.50			

ORDER INFORMATION

Part Number	Type
SST3585S-C	Lead (Pb)-free and Halogen-free



*Dimensions in millimeters

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating		Unit
		N-Ch	P-Ch	
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Continuous Drain Current ¹ @ $V_{GS}=4.5\text{V}$	I_D	4.3	-3.1	A
		3.4	-2.5	
Pulsed Drain Current ³	I_{DM}	17.2	-12.4	A
Power Dissipation	P_D	1.14		W
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150		°C
Thermal Data				
Maximum Thermal Resistance from Junction-Ambient ¹	$R_{\theta JA}$	110		°C/W
Maximum Thermal Resistance from Junction-Ambient ²		180		

N-CH ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	20	-	-	V	$\text{V}_{GS}=0, \text{I}_D=250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{GS(\text{th})}$	0.5	-	1.2	V	$\text{V}_{DS}=\text{V}_{GS}, \text{I}_D=250\mu\text{A}$
Forward Transfer Conductance	g_{fs}	-	20	-	S	$\text{V}_{DS}=5\text{V}, \text{I}_D=4\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{GS} = \pm 12\text{V}$
Drain-Source Leakage Current	I_{DSS}	$\text{T}_J=25^\circ\text{C}$	-	-	1	μA
		$\text{T}_J=55^\circ\text{C}$	-	-	5	
Static Drain-Source On-Resistance ⁴	$\text{R}_{DS(\text{ON})}$	-	-	37	$\text{m}\Omega$	$\text{V}_{GS}=4.5\text{V}, \text{I}_D=4\text{A}$
		-	-	45		$\text{V}_{GS}=2.5\text{V}, \text{I}_D=3\text{A}$
Total Gate Charge	Q_g	-	8.6	-	nC	$\text{I}_D=4\text{A}$ $\text{V}_{DS}=15\text{V}$ $\text{V}_{GS}=4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	1.37	-		
Gate-Drain Change	Q_{gd}	-	2.3	-	nS	$\text{V}_{DS}=10\text{V}$ $\text{V}_{GS}=4.5\text{V}$ $\text{I}_D=4\text{A}$ $\text{R}_G=3.3\Omega$ $\text{R}_D=2.5\Omega$
Turn-on Delay Time	$\text{T}_{d(\text{on})}$	-	5.2	-		
Rise Time	T_r	-	34	-		
Turn-off Delay Time	$\text{T}_{d(\text{off})}$	-	23	-		
Fall Time	T_f	-	9.2	-		
Input Capacitance	C_{iss}	-	635	-	pF	$\text{V}_{GS}=0$ $\text{V}_{DS}=15\text{V}$ $f=1\text{MHz}$
Output Capacitance	C_{oss}	-	70	-		
Reverse Transfer Capacitance	C_{rss}	-	63	-		
Source-Drain Diode						
Forward on Voltage ⁴	V_{SD}	-	0.7	1.2	V	$\text{I}_s=1\text{A}, \text{V}_{GS}=0$
Continuous Source Current ¹	I_s	-	-	4.3	A	
Pulsed Source Current ³	I_{SM}	-	-	17.2		
Reverse Recovery Time	T_{rr}	-	7.5	-	nS	$\text{I}_s=4\text{A}, \text{V}_{GS}=0$ $d\text{I}/dt=100\text{A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}	-	2.1	-		

Notes:

1. Surface mounted on a 1 inch² FR-4 board with 2oz copper. $t \leq 5\text{s}$.
2. Surface mounted on FR-4 Board using the minimum recommended pad size.
3. The power dissipation is limited by 150°C junction temperature, $\text{P}_w \leq 300\mu\text{s}$, Duty cycle $\leq 1\%$.
4. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

P-CH ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	-20	-	-	V	$\text{V}_{GS}=0, \text{I}_D = -250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{GS(\text{th})}$	-0.5	-	-1.2	V	$\text{V}_{DS}=\text{V}_{GS}, \text{I}_D = -250\mu\text{A}$
Forward Transfer Conductance	g_{fs}	-	9	-	S	$\text{V}_{DS} = -5\text{V}, \text{I}_D = -3\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{GS} = \pm 12\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	-1	μA	$\text{V}_{DS} = -16\text{V}, \text{V}_{GS}=0$
$T_J=55^\circ\text{C}$		-	-	-5		
Static Drain-Source On-Resistance ⁴	$\text{R}_{DS(\text{ON})}$	-	-	75	$\text{m}\Omega$	$\text{V}_{GS} = -4.5\text{V}, \text{I}_D = -3\text{A}$
		-	-	105		$\text{V}_{GS} = -2.5\text{V}, \text{I}_D = -2\text{A}$
Total Gate Charge	Q_g	-	9.7	-	nC	$\text{I}_D = -3\text{A}$ $\text{V}_{DS} = -15\text{V}$ $\text{V}_{GS} = -4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	2.05	-		
Gate-Drain Change	Q_{gd}	-	2.43	-	nS	$\text{V}_{DS} = -10\text{V}$ $\text{V}_{GS} = -4.5\text{V}$ $\text{I}_D = -3\text{A}$ $\text{R}_G = 3.3\Omega$ $\text{R}_D = 3.33\Omega$
Turn-on Delay Time	$\text{T}_{d(\text{on})}$	-	4.8	-		
Rise Time	T_r	-	9.6	-		
Turn-off Delay Time	$\text{T}_{d(\text{off})}$	-	52	-		
Fall Time	T_f	-	8.4	-	pF	$\text{V}_{GS}=0$ $\text{V}_{DS}=-15\text{V}$ $f=1\text{MHz}$
Input Capacitance	C_{iss}	-	686	-		
Output Capacitance	C_{oss}	-	90.8	-		
Reverse Transfer Capacitance	C_{rss}	-	80.4	-		
Source-Drain Diode						
Forward on Voltage ⁴	V_{SD}	-	-0.7	-1.2	V	$\text{I}_S = -1\text{A}, \text{V}_{GS}=0$
Continuous Source Current ¹	I_S	-	-	-3.1	A	
Pulsed Source Current ³	I_{SM}	-	-	-12.4		
Reverse Recovery Time	T_{rr}	-	8.4	-	nS	$\text{I}_S = -3\text{A}, \text{V}_{GS}=0$ $d\text{I}/dt = 100\text{A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}	-	3.3	-		

Notes:

1. Surface mounted on a 1 inch² FR-4 board with 2oz copper. $t \leq 5\text{s}$.
2. Surface mounted on FR-4 Board using the minimum recommended pad size.
3. The power dissipation is limited by 150°C junction temperature, $\text{P}_w \leq 300\mu\text{s}$, Duty cycle $\leq 1\%$.
4. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

CHARACTERISTICS CURVE (N-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized V_{GS(th)} vs. T_j




Fig.6 Normalized R_{DS(on)} vs. T_j

CHARACTERISTICS CURVE (N-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

CHARACTERISTICS CURVE (P-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTICS CURVE (P-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform