

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free


DESCRIPTION

The SSPR18N10-C provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The SPR-8PP package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.


FEATURES

- Lower Gate Charge
- Simple Drive Requirement
- Fast Switching Characteristic

MARKING



SPR-8PP




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	3.00	3.40	G	1.35	1.98
B	3.00	3.25	H	0.24	0.35
C	3.20	3.45	I	0.35 TYP.	
D	3.00	3.20	J	0.60 TYP.	
E	0.65 BSC.		K	0.10	0.25
F	2.39	2.60	L	0.70	0.90

PACKAGE INFORMATION


Package	MPQ	Leader Size
SPR-8PP	3K	13 inch

ORDER INFORMATION

Part Number	Type
SSPR18N10-C	Lead (Pb)-free and Halogen-free



Mounting Pad Layout



*Dimensions in millimeters

ABSOLUTE MAXIMUM RATINGS (T_A=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current ¹ @ V _{GS} =10V	I _D	T _C =25°C	18
		T _C =70°C	11
Pulsed Drain Current ²	I _{DM}	52.1	A
Single Pulse Avalanche Energy ³	E _{AS}	26.6	mJ
Avalanche Current	I _{AS}	20	A
Power Dissipation ⁴	P _D	34.7	W
Operating Junction & Storage Temperature	T _J , T _{STG}	-55~150	°C
Thermal Resistance Rating			
Thermal Resistance Junction-Ambient ¹ (Max.)	R _{θJA}	50	°C/W
Thermal Resistance Junction-Case ¹ (Max.)	R _{θJC}	3.6	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV _{DSS}	100	-	-	V	V _{GS} =0, I _D = 250μA	
Gate-Threshold Voltage	V _{GS(th)}	1	1.7	2.5	V	V _{DS} =V _{GS} , I _D =250μA	
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} = ±20V	
Drain-Source Leakage Current	I _{DSS}	T _J =25°C	-	-	1	μA	V _{DS} =80V, V _{GS} =0
		T _J =55°C	-	-	100		V _{DS} =80V, V _{GS} =0
Static Drain-Source On-Resistance ²	R _{DS(ON)}	-	43	48	mΩ	V _{GS} =10V, I _D =18A	
		-	45	50		V _{GS} =4.5V, I _D =15A	
Gate Resistance	R _g	-	1.6	3.2	Ω	f=1MHz	
Total Gate Charge	Q _g	-	61	-	nC	I _D =15A V _{DS} =80V V _{GS} =10V	
Gate-Source Charge	Q _{gs}	-	9	-			
Gate-Drain ("Miller") Change	Q _{gd}	-	10.3	-			
Turn-on Delay Time ²	T _{d(on)}	-	10.8	-	nS	V _{DD} =50V I _D =15A V _{GS} =10V R _G =3.3Ω	
Rise Time	T _r	-	48	-			
Turn-off Delay Time	T _{d(off)}	-	52	-			
Fall Time	T _f	-	9.6	-			
Input Capacitance	C _{iss}	-	3848	-	pF	V _{GS} =0 V _{DS} =15V f=1MHz	
Output Capacitance	C _{oss}	-	137	-			
Reverse Transfer Capacitance	C _{rss}	-	82	-			
Single Pulse Avalanche Energy ⁵	E _{AS}	6	-	-	mJ	V _{DD} =25V, L=0.1mH, I _{AS} =10A	
Source-Drain Diode							
Diode Forward Voltage ²	V _{SD}	-	-	1.2	V	I _S =1A, V _{GS} =0, T _J =25°C	
Continuous Source Current ^{1 6}	I _S	-	-	18	A	V _D =V _G =0, Force Current	
Pulsed Source Current ^{2 6}	I _{SM}	-	-	54	A		
Reverse Recovery Time	T _{rr}	-	29	-	nS	I _F =15A, dI/dt=100A/μs, T _J =25°C	
Reverse Recovery Charge	Q _{rr}	-	40	-	nC		

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper, ≤10sec, 125°C/W at steady state.
- The data tested by pulsed, pulse width≤300us, duty cycle≤2%.
- The E_{AS} data shows Max. rating. The test condition is V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=20A.
- The power dissipation is limited by 150°C juncti on temperature.
- The Min. value is 100% E_{AS} tested guarantee.
- The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave