

RoHS Compliant Product
 A suffix of "-C" specifies halogen & lead-free


DESCRIPTION

The SSPR7N10-C provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The SPR-8PP package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

FEATURES

- Lower Gate Charge
- Simple Drive Requirement
- Fast Switching Characteristic

MARKING




PACKAGE INFORMATION


Package	MPQ	Leader Size
SPR-8PP	3K	13 inch

ORDER INFORMATION

Part Number	Type
SSPR7N10-C	Lead (Pb)-free and Halogen-free



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	3.00	3.40	G	1.35	1.98
B	3.00	3.25	H	0.24	0.35
C	3.20	3.45	I	0.35 TYP.	
D	3.00	3.20	J	0.60 TYP.	
E	0.65 BSC.		K	0.10	0.25
F	2.39	2.60	L	0.70	0.90



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹ @ $V_{GS}=10\text{V}$	I_D	7.5	A
		5.5	
Pulsed Drain Current ²	I_{DM}	13	A
Single Pulse Avalanche Energy ³	E_{AS}	8	mJ
Avalanche Current	I_{AS}	11	A
Power Dissipation ⁴	P_D	20.8	W
Operating Junction & Storage Temperature	T_J, T_{STG}	-55~150	°C
Thermal Resistance Rating			
Thermal Resistance Junction-Ambient ¹ (Max.)	$R_{\theta JA}$	50	°C/W
Thermal Resistance Junction-Case ¹ (Max.)	$R_{\theta JC}$	6	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	100	-	-	V	$V_{GS}=0$, $I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	1	1.7	2.5	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS} = \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	uA	$V_{DS}=80\text{V}$, $V_{GS}=0$
		-	-	5		$V_{DS}=80\text{V}$, $V_{GS}=0$
Static Drain-Source On-Resistance ²	$R_{DS(\text{ON})}$	-	105	112	m Ω	$V_{GS}=10\text{V}$, $I_D=7\text{A}$
		-	115	120		$V_{GS}=4.5\text{V}$, $I_D=5\text{A}$
Gate Resistance	R_g	-	2	4	Ω	f=1MHz
Total Gate Charge	Q_g	-	26.2	-	nC	$I_D=7\text{A}$
Gate-Source Charge	Q_{gs}	-	4.6	-		$V_{DS}=80\text{V}$
Gate-Drain ("Miller") Charge	Q_{gd}	-	5.1	-		$V_{GS}=10\text{V}$
Turn-on Delay Time ²	$T_{d(\text{on})}$	-	4.2	-	nS	$V_{DD}=50\text{V}$
Rise Time	T_r	-	8.2	-		$I_D=7\text{A}$
Turn-off Delay Time	$T_{d(\text{off})}$	-	35.6	-		$V_{GS}=10\text{V}$
Fall Time	T_f	-	9.6	-		$R_G=3.3\Omega$
Input Capacitance	C_{iss}	-	1535	-	pF	$V_{GS}=0$
Output Capacitance	C_{oss}	-	60	-		$V_{DS}=15\text{V}$
Reverse Transfer Capacitance	C_{rss}	-	37	-		f=1MHz

Guaranteed Avalanche Characteristics

Single Pulse Avalanche Energy ⁵	E_{AS}	1.6	-	-	mJ	$V_{DD}=25\text{V}$, $L=0.1\text{mH}$, $I_{AS}=5\text{A}$
--	----------	-----	---	---	----	---

Source-Drain Diode

Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$I_S=1\text{A}$, $V_{GS}=0$, $T_J=25^\circ\text{C}$
Continuous Source Current ¹⁶	I_S	-	-	7.5	A	$V_D=V_G=0$, Force Current
Pulsed Source Current ²⁶	I_{SM}	-	-	13	A	
Reverse Recovery Time	T_{rr}	-	37	-	nS	$I_F=7\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$
Reverse Recovery Charge	Q_{rr}	-	27.3	-	nC	

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper, $\leq 10\text{sec}$, $125^\circ\text{C}/\text{W}$ at steady state.
2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The E_{AS} data shows Max. rating. The test condition is $V_{DD}=25\text{V}$, $V_{GS}=10\text{V}$, $L=0.1\text{mH}$, $I_{AS}=11\text{A}$.
4. The power dissipation is limited by 150°C junction temperature.
5. The Min. value is 100% E_{AS} tested guarantee.
6. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave