

RoHS Compliant Product  
A suffix of "-C" specifies halogen free

## DESCRIPTION


The SSE50N10-C is the highest performance trench N-Ch MOSFETs with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The SSE50N10-C meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

## FEATURES

- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- 100% EAS Guaranteed
- Green Device Available


## MARKING




## ORDER INFORMATION

Part Number	Type
SSE50N10-C	Lead (Pb)-free and Halogen-free

## TO-220



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	14.22	16.51	J	0.70	1.78
B	9.57	10.90	K	0.38	1.11
C	12.50	14.75	L	2.01	3.07
D	3.56	5.10	M	2.22	3.43
E	0.51	1.47	N	3.10	4.31
F	2.03	3.19	O	8.10	9.65
G	0.279	0.76	P	1.18 Typ.	
H	2.95	4.5			



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup> , @ $V_{GS}=10V$	$I_D$	$T_C=25^\circ C$	54
		$T_C=100^\circ C$	38
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	130	A
Single Pulse Avalanche Energy <sup>3</sup>	EAS	312	mJ
Avalanche Current	$I_{AS}$	25	A
Total Power Dissipation	$P_D$	$T_C=25^\circ C$	104
		$T_A=25^\circ C$	2
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150	$^\circ C$
<b>Thermal Data</b>			
Maximum Thermal Resistance Junction-Case <sup>1</sup>	$R_{\theta JC}$	1.2	$^\circ C/W$
Maximum Thermal Resistance Junction-Ambient <sup>1</sup>	$R_{\theta JA}$	62.5	


**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	100	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	2	-	4	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	1	$\mu\text{A}$	$V_{DS}=80\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		$V_{DS}=80\text{V}, V_{GS}=0$
Static Drain-Source On-Resistance <sup>4</sup>	$R_{DS(ON)}$	-	14	20	m $\Omega$	$V_{GS}=10\text{V}, I_D=30\text{A}$	
Total Gate Charge	$Q_g$	-	27.6	-	nC	$I_D=30\text{A}$ $V_{DS}=80\text{V}$ $V_{GS}=10\text{V}$	
Gate-Source Charge	$Q_{gs}$	-	11.4	-			
Gate-Drain Charge	$Q_{gd}$	-	7.9	-			
Turn-on Delay Time	$T_{d(on)}$	-	16.5	-	nS	$V_{DS}=50\text{V}$ $I_D=30\text{A}$ $V_{GS}=10\text{V}$ $R_L=3.3\Omega$	
Rise Time	$T_r$	-	35	-			
Turn-off Delay Time	$T_{d(off)}$	-	17.5	-			
Fall Time	$T_f$	-	12	-			
Input Capacitance	$C_{iss}$	-	1890	-	pF	$V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1\text{MHz}$	
Output Capacitance	$C_{oss}$	-	268	-			
Reverse Transfer Capacitance	$C_{rss}$	-	67	-			
Gate Resistance	$R_g$	-	1.9	3.8	$\Omega$	$f=1\text{MHz}$	
<b>Guaranteed Avalanche Characteristics</b>							
Single Pulse Avalanche Energy <sup>5</sup>	$E_{AS}$	84.5	-	-	mJ	$V_{DD}=50\text{V}, L=1\text{mH}, I_{AS}=13\text{A}$	
<b>Source-Drain Diode</b>							
Continuous Source Current <sup>1,6</sup>	$I_S$	-	-	54	A		
Pulsed Source Current <sup>2,6</sup>	$I_{SM}$	-	-	130			
Diode Forward Voltage <sup>4</sup>	$V_{SD}$	-	-	1.2	V	$V_{GS}=0, I_S=1\text{A}, T_J=25^\circ\text{C}$	
Reverse Recovery Time	$t_{rr}$	-	34	-	nS	$I_F=30\text{A}, dI/dt=100\text{A}/\mu\text{s}$	
Reverse Recovery Charge	$Q_{rr}$	-	47	-	nC	$T_J=25^\circ\text{C}$	


Notes:

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. Pulse width limited by maximum junction temperature, Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 1\%$ .
3. The EAS data shows Max. rating. The test condition is  $V_{DD}=50\text{V}, V_{GS}=10\text{V}, L=1\text{mH}, I_{AS}=25\text{A}$ .
4. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
5. The Min. value is 100% EAS tested guarantee.
6. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.


**CHARACTERISTIC CURVE**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance v.s Gate-Source**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**


**CHARACTERISTIC CURVE**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Switching Wave**