

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSE68N10S-C is the highest performance trench N-Ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SSE68N10S-C meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES


- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

MARKING



ORDER INFORMATION

Part Number	Type
SSE68N10S-C	Lead (Pb)-free and Halogen-free



ABSOLUTE MAXIMUM RATINGS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹ @ $V_{GS}=10\text{V}$	I_D	68	A
		48	
Pulsed Drain Current ²	I_{DM}	160	A
Power Dissipation	P_D	81	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150	°C
Thermal Resistance Ratings			
Maximum Thermal Resistance Junction- Ambient ¹	$R_{\theta JA}$	50	°C/W
Maximum Thermal Resistance Junction- Case ¹	$R_{\theta JC}$	1.55	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	100	-	-	V	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$
Gate Threshold Voltage	$V_{GS(\text{th})}$	1.4	-	2.4	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
Forward Transconductance	g_{fs}	-	80	-	S	$V_{DS}=5\text{V}$, $I_D=10\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$V_{DS}=80\text{V}$, $V_{GS}=0\text{V}$, $T_J=25^\circ\text{C}$
				100		$V_{DS}=80\text{V}$, $V_{GS}=0\text{V}$, $T_J=100^\circ\text{C}$
Static Drain-Source On-Resistance ³	$R_{DS(\text{ON})}$	-	8.4	9.8	$\text{m}\Omega$	$V_{GS}=10\text{V}$, $I_D=20\text{A}$
		-	11.3	13		$V_{GS}=4.5\text{V}$, $I_D=20\text{A}$
Gate Resistance	R_g	-	1.4	-	Ω	$V_{DS}=V_{GS}=0\text{V}$, $f=1\text{MHz}$
Total Gate Charge (4.5V)	Q_g	-	12	-	nC	$I_D=20\text{A}$ $V_{DD}=50\text{V}$ $V_{GS}=10\text{V}$
Total Gate Charge	Q_g	-	24	-		
Gate-Source Charge	Q_{gs}	-	4	-		
Gate-Drain Charge	Q_{gd}	-	6	-		
Turn-on Delay Time	$T_{d(\text{on})}$	-	6	-	nS	$V_{DD}=50\text{V}$ $I_D=20\text{A}$ $V_{GS}=10\text{V}$ $R_G=10\Omega$
Rise Time	T_r	-	4	-		
Turn-off Delay Time	$T_{d(\text{off})}$	-	18	-		
Fall Time	T_f	-	3	-		
Input Capacitance	C_{iss}	-	1450	-	pF	$V_{GS}=0\text{V}$ $V_{DS}=50\text{V}$ $f=1\text{MHz}$
Output Capacitance	C_{oss}	-	273	-		
Reverse Transfer Capacitance	C_{rss}	-	5	-		
Source-Drain Diode						
Diode Forward Voltage ³	V_{SD}	-	-	1.2	V	$I_F=20\text{A}$, $V_{GS}=0\text{V}$
Reverse Recovery Time	t_{rr}	-	40	-	nS	$V_R=50\text{V}$, $I_F=20\text{A}$, $dI_F/dt=500\text{A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}	-	152	-	nC	

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
2. The Pulse width limited by maximum junction temperature, Pulse Width $\leq 10\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. The Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL CHARACTERISTIC

Fig 1. Typical Output Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. Typical Transfer Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature





Figure 6. Typical Source-Drain Diode Forward Voltage



TYPICAL CHARACTERISTIC

Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case

