

RoHS Compliant Product  
A suffix of "-C" specifies halogen free

## DESCRIPTION

The SSD07N65H-C is power MOSFET using Super Junction Technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of low EMI to designers as well as low switching loss, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The SSD07N65H-C meet the RoHS and Green Product requirement with full function reliability approved.

## FEATURES

- Advanced Super Junction Technology
- Super Low Gate Charge
- Green Device Available

## MARKING





## PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

## ORDER INFORMATION


Part Number	Type
SSD07N65H-C	Lead (Pb)-free and Halogen-free

## TO-252(D-Pack)




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.3	6.9	J	2.3	REF.
B	4.95	5.53	K	0.89	REF.
C	2.1	2.5	M	0.45	1.14
D	0.4	0.9	N	1.55	Typ.
E	6	7.7	O	0	0.15
F	2.90	REF.	P	0.58	REF.
G	5.4	6.4			
H	0.6	1.2			

## Mounting Pad Layout



\*Dimensions in millimeters



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	650	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Continuous Drain Current <sup>15</sup> @ $V_{GS}=10V$	$I_D$	$T_C=25^\circ C$	7.3
		$T_C=100^\circ C$	4.6
Pulsed Drain Current <sup>3</sup>	$I_{DM}$	22	A
Total Power Dissipation	$P_D$	52	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150	$^\circ C$
Thermal Resistance Ratings			
Maximum Thermal Resistance Junction-Ambient <sup>1</sup>	$R_{\theta JA}$	62.5	$^\circ C/W$
Maximum Thermal Resistance Junction-Ambient <sup>2</sup>		110	
Maximum Thermal Resistance Junction-Case <sup>1</sup>	$R_{\theta JC}$	2.4	

**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	650	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	2	-	4	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 30\text{V}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	1	$\mu\text{A}$	$V_{DS}=520\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		$V_{DS}=520\text{V}, V_{GS}=0$
Static Drain-Source On-Resistance <sup>4</sup>	$R_{DS(ON)}$	-	0.58	0.65	$\Omega$	$V_{GS}=10\text{V}, I_D=2.1\text{A}$	
Total Gate Charge	$Q_g$	-	13.8	-	nC	$I_D=7.3\text{A}$ $V_{DS}=520\text{V}$ $V_{GS}=10\text{V}$	
Gate-Source Charge	$Q_{gs}$	-	3.6	-			
Gate-Drain Change	$Q_{gd}$	-	5.6	-			
Turn-on Delay Time	$T_{d(on)}$	-	18	-	nS	$V_{DS}=325\text{V}$ $I_D=7.3\text{A}$ $V_{GS}=10\text{V}$ $R_G=25\Omega$	
Rise Time	$T_r$	-	33	-			
Turn-off Delay Time	$T_{d(off)}$	-	80	-			
Fall Time	$T_f$	-	28	-			
Input Capacitance	$C_{iss}$	-	545	-	pF	$V_{GS}=0\text{V}$ $V_{DS}=25\text{V}$ $f=1\text{MHz}$	
Output Capacitance	$C_{oss}$	-	640	-			
Reverse Transfer Capacitance	$C_{rss}$	-	28.6	-			
<b>Source-Drain Diode</b>							
Diode Forward Voltage <sup>4</sup>	$V_{SD}$	-	-	1.4	V	$V_{GS}=0, I_S=7.3\text{A}$	
Continuous Source Current <sup>1 5</sup>	$I_S$	-	-	7.3	A		
Pulsed Source Current <sup>3</sup>	$I_{SM}$	-	-	22	A		
Reverse Recovery Time	$T_{rr}$	-	272	-	nS	$I_S=7.3\text{A}, dI/dt=100\text{A}/\mu\text{s}$ ,	
Reverse Recovery Charge	$Q_{rr}$	-	3	-	$\mu\text{C}$	$V_{DD}=100\text{V}$	

Notes:

- Surface Mounted on 1inch<sup>2</sup> FR-4 Board with 2oz copper.
- When mounted on Min. copper pad.
- Pulse Width limited by maximum junction temperature, pulse width  $\leq 10\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- The data tested by pulsed, Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- $I_D$  limited by maximum junction temperature.

**TYPICAL CHARACTERISTICS CURVE**




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Drain Current




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DS(ON)}$  vs.  $T_J$

**TYPICAL CHARACTERISTICS CURVE**




Fig.7 Drain-Source Breakdown Voltage(Normaized)




Fig.8 Transfer Characteristics




Fig.9 Capacitances




Fig.10 Safe Operating Area




Fig.11 Normalized Maximum Transient Thermal Impedance