



RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

SSD41N10S-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provides excellent R_{DS(ON)} and gate charge for most of the synchronous buck converter applications.

SSD41N10S-C meets the RoHS and Green Product requirement with full function reliability approved.

TO-252(D-Pack)



FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Green Device Available

MARKING




PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30	REF.
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			

ORDER INFORMATION

Part Number	Type
SSD41N10S-C	Lead (Pb)-free and Halogen-free



ABSOLUTE MAXIMUM RATINGS (T_A=25°C unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current ¹ @ V _{GS} =10V	I _D	41	A
		26	
Pulsed Drain Current ²	I _{DM}	100	A
Power Dissipation	P _D	52	W
Operating Junction & Storage Temperature	T _J , T _{STG}	-55~150	°C

Thermal Resistance Ratings

Thermal Resistance Junction-Ambient ¹	R _{θJA}	50	°C/W
Thermal Resistance Junction-Case ¹	R _{θJC}	2.4	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	100	-	-	V	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	1.4	-	2.4	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS} = \pm 20\text{V}$, $V_{DS}=0\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	uA	$V_{DS}=80\text{V}$, $V_{GS}=0$, $T_J=25^\circ\text{C}$
		-	-	100		$V_{DS}=80\text{V}$, $V_{GS}=0$, $T_J=100^\circ\text{C}$
Static Drain-Source On-Resistance ³	$R_{DS(\text{ON})}$	-	15	17	mΩ	$V_{GS}=10\text{V}$, $I_D=15\text{A}$
		-	20	26		$V_{GS}=4.5\text{V}$, $I_D=10\text{A}$
Transconductance	g_{fs}	-	42	-	S	$V_{DS}=5\text{V}$, $I_D=15\text{A}$
Gate Resistance	R_g	-	1.6	-	Ω	$V_{DS}=V_{GS}=0\text{V}$, $f=1\text{MHz}$
Total Gate Charge (4.5V)	Q_g	-	9	-	nC	$I_D=15\text{A}$ $V_{DD}=50\text{V}$ $V_{GS}=10\text{V}$
Total Gate Charge		-	16	-		
Gate-Source Charge	Q_{gs}	-	3	-		
Gate-Drain Charge	Q_{gd}	-	3	-		
Turn-on Delay Time	$T_{d(\text{on})}$	-	6	-	nS	$V_{DD}=50\text{V}$ $I_D=15\text{A}$ $V_{GS}=10\text{V}$ $R_G=10\Omega$
Rise Time	T_r	-	3	-		
Turn-off Delay Time	$T_{d(\text{off})}$	-	13	-		
Fall Time	T_f	-	3	-		
Input Capacitance	C_{iss}	-	840	-	pF	$V_{GS}=0\text{V}$ $V_{DS}=50\text{V}$ $f=1\text{MHz}$
Output Capacitance	C_{oss}	-	147	-		
Reverse Transfer Capacitance	C_{rss}	-	4.9	-		
Source-Drain Diode						
Diode Forward Voltage ³	V_{SD}	-	-	1.2	V	$I_F=15\text{A}$, $V_{GS}=0\text{V}$
Reverse Recovery Time	T_{rr}	-	30	-	nS	$I_F=15\text{A}$, $V_R=50\text{V}$, $dI/dt=500\text{A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}	-	105	-	nC	

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
2. The Pulse width limited by maximum junction temperature, Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. The Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$

CHARACTERISTIC CURVES

Fig 1. Typical Output Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. Typical Transfer Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature





Figure 6. Typical Source-Drain Diode Forward Voltage



CHARACTERISTIC CURVES

Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 10. Drain Current vs. Case Temperature

