

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD50P04-C is the highest performance trench P-Ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SSD50P04-C meet the RoHS and Green Product Requirement.




FEATURES

- Advanced high Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.3	6.9	J	2.3	REF.
B	4.95	5.53	K	0.89	REF.
C	2.1	2.5	M	0.45	1.14
D	0.4	0.9	N	1.55	Typ.
E	6	7.7	O	0	0.15
F	2.90	REF	P	0.58	REF.
G	5.4	6.4			
H	0.6	1.2			

ORDER INFORMATION

Part Number	Type
SSD50P04-C	Lead (Pb)-free and Halogen-free

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current @ $V_{GS}=10\text{V}$ ¹	I_D	-50	A
		-32	
		-10	
		-8	
Pulsed Drain Current ²	I_{DM}	-105	A
Power Dissipation ³	P_D	52	W
Operating Junction and Storage Temperature	T_J, T_{STG}	-55 ~ 150	°C
Thermal Resistance Ratings			
Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	62	°C / W
Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	2.4	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions
Drain-Source Breakdown Voltage	BV_{DSS}	-40	-	-	V	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D = -250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	-1	-	-2.5	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D = -250\mu\text{A}$
Forward Transfer conductance	g_{fs}	-	24	-	S	$\text{V}_{\text{DS}}= -5\text{V}, \text{I}_D = -18\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	-1	μA	$\text{V}_{\text{DS}}= -32\text{V}, \text{V}_{\text{GS}}=0\text{V}$
		-	-	-5		
Static Drain-Source On-Resistance ²	$\text{R}_{\text{DS}(\text{ON})}$	-	10.5	13	$\text{m}\Omega$	$\text{V}_{\text{GS}}= -10\text{V}, \text{I}_D = -18\text{A}$
		-	15	20		$\text{V}_{\text{GS}}= -4.5\text{V}, \text{I}_D = -12\text{A}$
Total Gate Charge	Q_g	-	27.9	-	nC	$\text{I}_D = -12\text{A}$ $\text{V}_{\text{DS}}= -20\text{V}$ $\text{V}_{\text{GS}}= -4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	7.7	-		
Gate-Drain Change	Q_{gd}	-	7.5	-		
Turn-on Delay Time	$\text{T}_{\text{d}(\text{on})}$	-	40	-	nS	$\text{V}_{\text{DD}}= -15\text{V}$ $\text{I}_D = -1\text{A}$ $\text{V}_{\text{GS}}= -10\text{V}$ $\text{R}_G=3.3\Omega$
Rise Time	T_r	-	35.2	-		
Turn-off Delay Time	$\text{T}_{\text{d}(\text{off})}$	-	100	-		
Fall Time	T_f	-	9.6	-		
Input Capacitance	C_{iss}	-	3500	-	pF	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}= -15\text{V}$ $f=1\text{MHz}$
Output Capacitance	C_{oss}	-	323	-		
Reverse Transfer Capacitance	C_{rss}	-	222	-		
Source-Drain Diode						
Continuous Source Current ¹	I_s	-	-	-50	A	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}=0\text{V}$
Pulsed Source Current ²	I_{SM}	-	-	-105	A	
Diode Forward Voltage ²	V_{SD}	-	-	-1	V	$\text{T}_J=25^\circ\text{C}, \text{I}_s = -1\text{A}, \text{V}_{\text{GS}}=0\text{V}$

Notes:

1. The date tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
2. The data tested by pulsed, pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
3. The power dissipation is limited by 150°C junction temperature.

TYPICAL CHARACTERISTICS CURVE




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(ON)}$ v.s T_J

TYPICAL CHARACTERISTICS CURVE




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform