

RoHS Compliant Product  
A suffix of "-C" specifies halogen free

## DESCRIPTION

The SSD70N08SV-C is the Shielded Gate Technology N-ch MOSFETs with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The SSD70N08SV-C meet the RoHS and Green Product requirement with full function reliability approved.

## FEATURES

- Shielded Gate Trench Technology
- Super Low Gate Charge
- Green Device Available

## MARKING





## PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

## ORDER INFORMATION

Part Number	Type
SSD70N08SV-C	Lead (Pb)-free and Halogen-free


## TO-252(D-Pack)




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.30	6.90	J	2.30	REF.
B	4.95	5.53	K	0.89	REF.
C	2.10	2.50	M	0.45	1.14
D	0.40	0.90	N	1.55	TYP.
E	6.00	7.70	O	0	0.15
F	2.90	REF.	P	0.58	REF.
G	5.40	6.40			
H	0.60	1.20			

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	80	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup> @ $V_{GS}=10V$	$I_D$	$T_C=25^\circ C$	70
		$T_C=100^\circ C$	44
Pulsed Drain Current <sup>2,3</sup>	$I_{DM}$	160	A
Total Power Dissipation <sup>1</sup>	$P_D$	52	W
Operating Junction & Storage Temperature Range	$T_J, T_{STG}$	-55~150	$^\circ C$
Thermal Resistance Ratings			
Thermal Resistance Junction-Ambient <sup>1</sup>	$R_{\theta JA}$	62	$^\circ C/W$
Thermal Resistance Junction-Case <sup>1</sup>	$R_{\theta JC}$	2.4	



## Mounting Pad Layout



\*Dimensions in millimeters


**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	80	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	2	-	4	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transconductance	$g_{fs}$	-	75	-	S	$V_{DS}=5\text{V}, I_D=20\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	1	$\mu\text{A}$	$V_{DS}=64\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Static Drain-Source On-Resistance <sup>3</sup>	$R_{DS(ON)}$	-	5.2	6.9	m $\Omega$	$V_{GS}=10\text{V}, I_D=20\text{A}$	
Total Gate Charge	$Q_g$	-	52.1	-	nC	$I_D=20\text{A}$ $V_{DS}=40\text{V}$ $V_{GS}=10\text{V}$	
Gate-Source Charge	$Q_{gs}$	-	12.8	-			
Gate-Drain Charge	$Q_{gd}$	-	14.6	-			
Turn-on Delay Time	$T_{d(on)}$	-	18	-	nS	$V_{DD}=40\text{V}$ $I_D=20\text{A}$ $V_{GS}=10\text{V}$ $R_G=3\Omega$	
Rise Time	$T_r$	-	9	-			
Turn-off Delay Time	$T_{d(off)}$	-	38	-			
Fall Time	$T_f$	-	8	-			
Input Capacitance	$C_{iss}$	-	3109	-	pF	$V_{GS}=0$ $V_{DS}=40\text{V}$ $f=1\text{MHz}$	
Output Capacitance	$C_{oss}$	-	811	-			
Reverse Transfer Capacitance	$C_{rss}$	-	19	-			
<b>Source-Drain Diode</b>							
Diode Forward Voltage <sup>3</sup>	$V_{SD}$	-	-	1.2	V	$V_{GS}=0, I_S=1\text{A}$	
Continuous Source Current <sup>1</sup>	$I_S$	-	-	70	A		
Pulsed Source Current <sup>2,3</sup>	$I_{SM}$	-	-	160	A		
Reverse Recovery Time	$T_{rr}$	-	27	-	nS	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s},$ $T_J=25^\circ\text{C}$	
Reverse Recovery Charge	$Q_{rr}$	-	89	-	nC		


Notes:

1. The data tested by surface mounted on a 1inch<sup>2</sup> FR-4 Board with 2oz copper.
2. The power dissipation is limited by 150 $^\circ\text{C}$ , junction temperature.
3. The data tested by pulsed, Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .


**TYPICAL CHARACTERISTICS CURVE**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs G-S Voltage**




**Fig.3 Source Drain Forward Characteristics**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs  $T_J$**




**Fig.6 Normalized  $R_{DS(ON)}$  vs  $T_J$**


**TYPICAL CHARACTERISTICS CURVE**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Waveform**