

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSU50N10-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent R_{DS(ON)} and gate charge for most of the synchronous buck converter applications.

FEATURES

- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Excellent CdV/dt Effect Decline
- 100% E_{AS} and 100% R_g Guaranteed
- Green Device Available

MARKING




PACKAGE INFORMATION



Package	MPQ	Leader Size
TO-263	0.8K	13 inch

ORDER INFORMATION

Part Number	Type
SSU50N10-C	Lead (Pb)-free and Halogen-free



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	4.00	4.87	c2	1.07	1.65
b	0.51	1.01	b2	1.34	REF
L4	0.00	0.30	D	8.0	9.65
C	0.30	0.74	e	2.54	REF
L3	1.50	REF	L	14.6	16.1
L1	2.5	REF	L2	1.27	REF
E	9.60	10.67			



*Dimensions in millimeters

ABSOLUTE MAXIMUM RATINGS (T_A=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current ¹ @ V _{GS} =10V	I _D	54	A
		38	
Pulsed Drain Current ²	I _{DM}	160	A
Total Power Dissipation ⁴	P _D	104	W
		3.13	
Single Pulse Avalanche Energy ³	E _{AS}	338	mJ
Single Pulse Avalanche Current	I _{AS}	26	A
Operating Junction & Storage Temperature Range	T _J , T _{STG}	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient (PCB mount) ¹	R _{θJA}	40	°C/W
Maximum Thermal Resistance Junction-Case ¹	R _{θJC}	1.2	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	100	-	-	V	$\text{V}_{\text{GS}}=0, \text{I}_D=250\mu\text{A}$	
Gate-Threshold Voltage	$\text{V}_{\text{GS(th)}}$	2	-	4	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	
Forward Transconductance	g_{fs}	-	27	-	S	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=30\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 20\text{V}$	
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$\text{V}_{\text{DS}}=80\text{V}, \text{V}_{\text{GS}}=0$	
$T_J=55^\circ\text{C}$		-	-	5			
Static Drain-Source On-Resistance ²		$\text{R}_{\text{DS(ON)}}$	-	18	22	$\text{m}\Omega$	
			-	36	40		
Gate Resistance	R_g	-	0.6	3.8	Ω	$\text{V}_{\text{DS}}=0, \text{V}_{\text{GS}}=15\text{mV}, \text{f}=1\text{MHz}$	
Total Gate Charge	Q_g	-	27.6	38.6	nC	$\text{I}_D=30\text{A}$ $\text{V}_{\text{DS}}=80\text{V}$ $\text{V}_{\text{GS}}=10\text{V}$	
Gate-Source Charge	Q_{gs}	-	11.4	16			
Gate-Drain ("Miller") Change	Q_{gd}	-	7.9	11.1			
Turn-on Delay Time	$\text{T}_{\text{d(on)}}$	-	15.6	31.2	nS	$\text{V}_{\text{DS}}=50\text{V}$ $\text{I}_D=30\text{A}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_G=3.3\Omega$	
Rise Time	T_r	-	17.2	31			
Turn-off Delay Time	$\text{T}_{\text{d(off)}}$	-	16.8	33.6			
Fall Time	T_f	-	9.2	18.4			
Input Capacitance	C_{iss}	-	1890	2645	pF	$\text{V}_{\text{GS}}=0$ $\text{V}_{\text{DS}}=15\text{V}$ $\text{f}=1\text{MHz}$	
Output Capacitance	C_{oss}	-	268	375			
Reverse Transfer Capacitance	C_{rss}	-	67	94			
Single Pulse Avalanche Energy ⁵	E_{AS}	121	-	-	mJ	$\text{V}_{\text{DD}}=50\text{V}, \text{L}=1\text{mH}, \text{I}_{\text{AS}}=15.6\text{A}$	

Source-Drain Diode

Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$\text{I}_s=1\text{A}, \text{V}_{\text{GS}}=0$
Continuous Source Current ^{1,6}	I_s	-	-	40	A	$\text{V}_{\text{D}}=\text{V}_{\text{G}}=0, \text{Force Current}$
Reverse Recovery Time	T_{rr}	-	34	-	ns	$\text{I}_F=30\text{A}, \text{T}_J=25^\circ\text{C}$ $d\text{I}/dt=100\text{A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}	-	47	-		

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. The E_{AS} data shows Max. rating. The test condition is $\text{V}_{\text{DD}}=50\text{V}, \text{V}_{\text{GS}}=10\text{V}, \text{L}=1\text{mH}, \text{I}_{\text{AS}}=26\text{A}$.
4. The power dissipation is limited by 150°C junction temperature.
5. The Min. value is 100% E_{AS} tested guarantee.
6. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave