

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

These N-Channel enhancement mode power field effect transistors are using SGT MOSFET technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

FEATURES

- Fast Switching
- Improved dv/dt Capability
- Green Device Available

APPLICATIONS

- DC/DC Converter
- LED Backlighting
- Power Management Switches


PACKAGE INFORMATION

Package	MPQ	Leader Size
TOLL-8	2K	13 inch

ORDER INFORMATION

Part Number	Type
SPT320N10SV-C	Lead (Pb)-free and Halogen-free

TOLL-8



ABSOLUTE MAXIMUM RATINGS ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	320	A
Pulsed Drain Current ¹	I_{DM}	1248	A
Power Dissipation	P_D	390.6	W
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Ratings			
Thermal Resistance Junction-Ambient	$R_{\theta JA}$	40	$^\circ\text{C/W}$
Thermal Resistance Junction-Case	$R_{\theta JC}$	0.32	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ C$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	100	-	-	V	$V_{GS}=0V, I_D=250\mu A$
Gate-Threshold Voltage	$V_{GS(th)}$	2	-	4	V	$V_{DS}=V_{GS}, I_D=250\mu A$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20V, V_{DS}=0V$
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$V_{DS}=100V, V_{GS}=0V$
Static Drain-Source On-Resistance ³	$R_{DS(ON)}$	-	-	1.6	$m\Omega$	$V_{GS}=10V, I_D=20A$
Gate Resistance	R_g	-	2.8	-	Ω	$V_{DS}=V_{GS}=0V, f=1MHz$
Total Gate Charge	Q_g	-	250	-	nC	$V_{DD}=50V$ $V_{GS}=10V$ $I_D=20A$
Gate-Source Charge	Q_{gs}	-	53	-		
Gate-Drain Charge	Q_{gd}	-	77	-		
Turn-on Delay Time	$T_{d(on)}$	-	41	-	nS	$V_{DD}=50V$ $V_{GS}=10V$ $I_D=20A$ $R_G=3\Omega$
Rise Time	T_r	-	88	-		
Turn-off Delay Time	$T_{d(off)}$	-	163	-		
Fall Time	T_f	-	98	-		
Input Capacitance	C_{iss}	-	14300	-	pF	$V_{DS}=50V$ $V_{GS}=0V$ $f=1MHz$
Output Capacitance	C_{oss}	-	2120	-		
Reverse Transfer Capacitance	C_{rss}	-	50	-		
Source-Drain Diode						
Continuous Source Current	I_S	-	-	312	A	$V_D=V_G=0V, \text{Force Current}$
Diode Forward Voltage ³	V_{SD}	-	-	1.2	V	$I_S=20A, V_{GS}=0V$
Reverse Recovery Time	t_{rr}	-	106	-	nS	$I_F=20A, di/dt=100A/\mu s$
Reverse Recovery Charge	Q_{rr}	-	245	-	nC	

Notes:

1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
3. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES

FIG. 1-Transfer Characteristics




FIG. 2- I_S vs V_{SD}




FIG. 3- $R_{DS(ON)}$ vs I_D




FIG. 4-Normalized $R_{DS(ON)}$ vs T_J




FIG. 5-Gate Charge Characteristics




FIG. 6-Power Dissipation




FIG. 7-Safe Operation Area






FIG. 8-Switching Time Waveform



PACKAGE OUTLINE DIMENSIONS


TOLL-8



REF.	Millimeter	
	Min.	Max.
A	9.65	9.95
A1	0.50	0.90
A2	0.45	0.75
B	10.18	10.58
B1	4.45	4.65
B2	2.85	3.45
C	11.48	11.88
C1	10.98	11.18
D	2.15	2.45
D1	1.70	1.90
D2	0.40	0.60
E	9.70	10.10
E1	0.60	0.90
E2	7.95	9.25
F	6.95 BSC.	
F1	5.89 BSC.	
G	1.10	1.30
H	3.00	3.20
J	2.80 REF.	
K	1.40	2.10
L	0.30	0.80
M	0.46 REF.	
N	0.10 REF.	
θ	10° REF.	
a	8.00 REF.	
b	0.60	0.80
e	1.20 BSC.	

MOUNTING PAD LAYOUT

TOLL-8



*Dimensions in millimeters